Publisher DOI: 10.1007/978-3-030-68487-7_1
Title: A Constant Time Full Hardware Implementation of Streamlined NTRU Prime
Language: English
Authors: Marotzke, Adrian 
Keywords: FPGA;Hardware;Key encapsulation mechanism;Lattice-based cryptography;NTRU Prime;Post-quantum cryptography;VHDL
Issue Date: 2021
Source: International Conference on Smart Card Research and Advanced Applications (CARDIS 2020)
Journal: Lecture notes in computer science 
Abstract (english): 
This paper presents a constant time hardware implementation of the NIST round 2 post-quantum cryptographic algorithm Streamlined NTRU Prime. We implement the entire KEM algorithm, including all steps for key generation, encapsulation and decapsulation, and all en- and decoding. We focus on optimizing the resources used, as well as applying optimization and parallelism available due to the hardware design. We show the core en- and decapsulation requires only a fraction of the total FPGA fabric resource cost, which is dominated by that of the hash function, and the en- and decoding algorithm. For the NIST Security Level 3, our implementation uses a total of 1841 slices on a Xilinx Zynq Ultrascale+ FPGA, together with 14 BRAMs and 19 DSPs. The maximum achieved frequency is 271 MHz, at which the key generation, encapsulation and decapsulation take 4808 μ s, 524 μ s and 958 μ s respectively. To our knowledge, this work is the first full hardware implementation where the entire algorithm is implemented.
Conference: 19th International Conference on Smart Card Research and Advanced Applications, CARDIS 2020 
URI: http://hdl.handle.net/11420/10515
ISBN: 9783030684860
ISSN: 0302-9743
Document Type: Chapter/Article (Proceedings)
Appears in Collections:Publications without fulltext

Show full item record

Page view(s)

8
checked on Oct 18, 2021

Google ScholarTM

Check

Add Files to Item

Note about this record

Cite this record

Export

Items in TORE are protected by copyright, with all rights reserved, unless otherwise indicated.