TUHH Open Research
Help
  • Log In
    New user? Click here to register.Have you forgotten your password?
  • English
  • Deutsch
  • Communities & Collections
  • Publications
  • Research Data
  • People
  • Institutions
  • Projects
  • Statistics
  1. Home
  2. TUHH
  3. Publication References
  4. 3.35V High Voltage Electroforming Generator in 28nm with 5.3mV ripple and 46% efficiency for HfO₂-based Memristors
 
Options

3.35V High Voltage Electroforming Generator in 28nm with 5.3mV ripple and 46% efficiency for HfO₂-based Memristors

Publikationstyp
Conference Paper
Date Issued
2024-07
Sprache
English
Author(s)
Shamookh, M.
Ashok, Arun  
Zambanini, Andre
Geläschus, Anton Ulrich  
Mikrosystemtechnik E-7  
Grewing, Christian  
Bahr, Andreas  
Integrierte Schaltungen E-9  
Waasen, Stefan van  
TORE-URI
https://tore.tuhh.de/handle/11420/53017
Citation
20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, SMACD 2024
Contribution to Conference
20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, SMACD 2024  
Publisher DOI
10.1109/SMACD61181.2024.10745430
Scopus ID
2-s2.0-85211949961
Publisher
IEEE
ISBN
979-8-3503-5192-7
979-8-3503-5193-4
A high voltage (HV) that is usually not available in modern nodes is required to form memristors. A scalable implementation requires the HV to be generated on chip and this work proposes such a generator. In a 28 nm CMOS process, a three-stage charge pump (CP)) is designed in the absence of HV transistors. For the HfO2 based memristor electroforming (EF), a developed CP runs with an efficiency of 46.5% at an output voltage of 3.35 V and a load current of 184.9 μ A from a 1.8 V supply. The optimum design strategy for a cross-coupled charge pump (CC-CP) is explained for a low ripple <6 mV, while at the same time ensuring lower capacitor value and high reliability. The results of an over-voltage analytical investigation have important ramifications for lowering the overall area without compromising output voltage or CP efficiency. Monte Carlo simulation for 200 samples were also performed to verify the design's robustness. However, the proposed design can be readily extended to any memristor application or material, thereby paving the way for the integration of fully integrated chips (ICs) for memristor EF in smaller technology nodes.
Subjects
electroforming (EF) | ESD | high voltage generator | memristor | neuromorphic computing | ripple
DDC Class
600: Technology
TUHH
Weiterführende Links
  • Contact
  • Send Feedback
  • Cookie settings
  • Privacy policy
  • Impress
DSpace Software

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science
Design by effective webwork GmbH

  • Deutsche NationalbibliothekDeutsche Nationalbibliothek
  • ORCiD Member OrganizationORCiD Member Organization
  • DataCiteDataCite
  • Re3DataRe3Data
  • OpenDOAROpenDOAR
  • OpenAireOpenAire
  • BASE Bielefeld Academic Search EngineBASE Bielefeld Academic Search Engine
Feedback