TUHH Open Research
Help
  • Log In
    New user? Click here to register.Have you forgotten your password?
  • English
  • Deutsch
  • Communities & Collections
  • Publications
  • Research Data
  • People
  • Institutions
  • Projects
  • Statistics
  1. Home
  2. TUHH
  3. Publications
  4. 3.35V High Voltage Electroforming System in 28nm with 5.3mV ripple and 46 % efficiency for HfO2-based Memristors
 
Options

3.35V High Voltage Electroforming System in 28nm with 5.3mV ripple and 46 % efficiency for HfO2-based Memristors

Citation Link: https://doi.org/10.15480/882.15356
Publikationstyp
Journal Article
Date Issued
2025-10-01
Sprache
English
Author(s)
Shamookh, Muhammad  
Ashok, Arun  
Zambanini, André  
Geläschus, Anton Ulrich  
Mikrosystemtechnik E-7  
Grewing, Christian  
Bahr, Andreas  
Integrierte Schaltungen E-9  
Waasen, Stefan van  
TORE-DOI
10.15480/882.15356
TORE-URI
https://hdl.handle.net/11420/56119
Journal
International journal of electronics and communications  
Volume
200
Article Number
155863
Citation
AEU International Journal of Electronics and Communications 200: 155863 (2025)
Publisher DOI
10.1016/j.aeue.2025.155863
Scopus ID
2-s2.0-105007628701
Publisher
Elsevier
This work demonstrates an on-chip high voltage (HV) generation, which is a critical requirement for memristor electroforming (EF) but is typically absent in smaller technology nodes. Key achievements of this study includes: (1) the development of a three-stage charge pump (CP) with an efficiency of 46.5%, delivering an EF voltage VEF of 3.35V with a compliance current Icc of 184.9μA from a 1.8V supply voltage Vdd, without the need for HV-transistors in 28nm CMOS process, and is based on preliminary work presented at the 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD) in Volos, Greece (Shamookh et al., 2024); (2) the electrostatic discharge (ESD) protection, meeting the requirements of Class C3 CDM (±300V) and Class 1C HBM (±1.5kV) as per JEDEC standards (Semenov et al., 2008), employing three ESD diodes to handle positive (>3.3V) triggering ESD events and a single ESD diode for negative triggering ESD events above −1.87V; and (3) the on-chip EF architecture for a 64 × 64 memristor crossbar array, as an active matrix (AM), through source and gate control of the compliance transistor. A ripple detection stage monitors voltage ripple at the three-stage CP bit-line (BL), halting gate pulses to the active compliance transistor and triggering EF for the next memristor in the left-to-right sequence. The proposed design is scalable to any m×n array and adaptable to various memristor applications, paving the way for fully integrated EF solutions in advanced technology nodes.
Subjects
Charge pump (CP) | Electroforming (EF) | ESD | High voltage generator | Memristor | Neuromorphic computing | Ripple
DDC Class
621.3: Electrical Engineering, Electronic Engineering
Publication version
publishedVersion
Lizenz
https://creativecommons.org/licenses/by/4.0/
Loading...
Thumbnail Image
Name

1-s2.0-S1434841125002043-main.pdf

Size

2.34 MB

Format

Adobe PDF

TUHH
Weiterführende Links
  • Contact
  • Send Feedback
  • Cookie settings
  • Privacy policy
  • Impress
DSpace Software

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science
Design by effective webwork GmbH

  • Deutsche NationalbibliothekDeutsche Nationalbibliothek
  • ORCiD Member OrganizationORCiD Member Organization
  • DataCiteDataCite
  • Re3DataRe3Data
  • OpenDOAROpenDOAR
  • OpenAireOpenAire
  • BASE Bielefeld Academic Search EngineBASE Bielefeld Academic Search Engine
Feedback