TUHH Open Research
Help
  • Log In
    New user? Click here to register.Have you forgotten your password?
  • English
  • Deutsch
  • Communities & Collections
  • Publications
  • Research Data
  • People
  • Institutions
  • Projects
  • Statistics
  1. Home
  2. TUHH
  3. Publication References
  4. 12-bit hybrid C2C DAC based SARADC with floating voltage shield
 
Options

12-bit hybrid C2C DAC based SARADC with floating voltage shield

Publikationstyp
Conference Paper
Date Issued
2009
Sprache
English
Author(s)
Balasubramaniam, Harish  
Galjan, Wjatscheslaw  
Nano- und Medizinelektronik E-9 (H)  
Krautschneider, Wolfgang  
Nano- und Medizinelektronik E-9 (H)  
Neubauer, Harald
TORE-URI
https://hdl.handle.net/11420/47923
Article Number
5412227
Citation
2009 3rd International Conference on Signals, Circuits and Systems (SCS), Medenine, Tunisia, 2009, pp. 1-5
Contribution to Conference
3rd International Conference on Signals, Circuits and Systems, SCS 2009  
Publisher DOI
10.1109/ICSCS.2009.5412227
Scopus ID
2-s2.0-77951474395
Publisher
IEEE
ISBN
978-1-4244-4397-0
978-1-4244-4398-7
A successive approximation ADC based on the C2C DAC architecture is introduced. The ADC designed in a 0.18μm CMOS 2 Poly 4 Metal process uses a hybrid capacitive DAC combining the best of the binary weighted capacitive array and the C2C array. C2C ladder based architectures are very attractive for implementation because of its small area, high speed and low power consumption. However a major drawback associated with this DAC is the presence of high parasitic bottom plate capacitances. A concept called the floating voltage shield (FVS) is introduced to reduce the effect of these parasitic capacitances and maximize the effective use of the C2C DAC features. The converter consists of the hybrid DAC, a two stage preamplifier followed by a dynamic latch, switch array and digital circuitry for switching and control. The ADC consumes a maximum power of 630μW at a peak conversion rate of approximately 2MS/s from a 1.8V supply voltage and 40MHz clock. Use of extremely simple and yet robust analog architectures for the comparator make the ADC operation less prone to process variation errors. © 2009 IEEE.
Subjects
C2C DAC
CMOS data converter
Floating voltage shield
FVS DAC
DDC Class
621.3: Electrical Engineering, Electronic Engineering
TUHH
Weiterführende Links
  • Contact
  • Send Feedback
  • Cookie settings
  • Privacy policy
  • Impress
DSpace Software

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science
Design by effective webwork GmbH

  • Deutsche NationalbibliothekDeutsche Nationalbibliothek
  • ORCiD Member OrganizationORCiD Member Organization
  • DataCiteDataCite
  • Re3DataRe3Data
  • OpenDOAROpenDOAR
  • OpenAireOpenAire
  • BASE Bielefeld Academic Search EngineBASE Bielefeld Academic Search Engine
Feedback