TUHH Open Research
Help
  • Log In
    New user? Click here to register.Have you forgotten your password?
  • English
  • Deutsch
  • Communities & Collections
  • Publications
  • Research Data
  • People
  • Institutions
  • Projects
  • Statistics
  1. Home
  2. TUHH
  3. Publication References
  4. Supporting suspension-based locking mechanisms for real-time networks-on-chip
 
Options

Supporting suspension-based locking mechanisms for real-time networks-on-chip

Publikationstyp
Conference Paper
Date Issued
2016-10
Sprache
English
Author(s)
Kostrzewa, Adam  
Tobuschat, Sebastian  
Saidi, Selma  
Ernst, Rolf  
Institut
Eingebettete Systeme E-13  
TORE-URI
http://hdl.handle.net/11420/5688
Start Page
215
End Page
224
Citation
24th International Conference on Real-Time Networks and Systems, RTNS 2016: 215-224
Contribution to Conference
24th International Conference on Real-Time Networks and Systems, RTNS 2016  
Publisher DOI
10.1145/2997465.2997466
Scopus ID
2-s2.0-84997531352
Publisher
ACM
ISBN
978-1-4503-4787-7
In the majority of safety critical systems, suspension-based locking protocols e.g. MPCP, OMLP, FMLP are used to efficiently and safely coordinate accesses to shared resources. However, existing architectures do not support such arbitration for Networks-on-Chip (NoCs) although they must resolve conflicts between concurrent transmissions. Enabling suspensions requires not only predictable transmission latencies but also to provide feedback about the global state of the interconnect which is difficult in NoCs where arbitration is done locally and independently in routers. This leads to pessimistic formal guarantees, decreased utilization and unfulfilled design requirements as network blocking unnecessarily propagates to other tasks scheduled on cores. In this work, we evaluate existing NoC architectures and propose extensions allowing to benefit from real-time tasks multithreading to increase performance while achieving predictability. Consequently, we describe how to improve the processor's utilization and more importantly, how to consistently reach lower worst case latencies for other tasks running in the system. We demonstrate the effectiveness of our approach using formal analysis and scenario-based simulation results.
DDC Class
600: Technik
TUHH
Weiterführende Links
  • Contact
  • Send Feedback
  • Cookie settings
  • Privacy policy
  • Impress
DSpace Software

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science
Design by effective webwork GmbH

  • Deutsche NationalbibliothekDeutsche Nationalbibliothek
  • ORCiD Member OrganizationORCiD Member Organization
  • DataCiteDataCite
  • Re3DataRe3Data
  • OpenDOAROpenDOAR
  • OpenAireOpenAire
  • BASE Bielefeld Academic Search EngineBASE Bielefeld Academic Search Engine
Feedback