Prediction of soft error rate of 4 Mbit DRAM

Publikationstyp
Conference Paper
Date Issued
1987
Sprache
English
Author(s)
Krautschneider, Wolfgang  
Meyberg, W.  
TORE-URI
https://hdl.handle.net/11420/47912
First published in
Solid state devices  
Number in series
17
Start Page
709
End Page
712
Article Number
5436731
Citation
17th European Solid State Device Research Conference, ESSDERC 1987
Contribution to Conference
17th European Solid State Device Research Conference, ESSDERC 1987  
Publisher Link
https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5436731
Scopus ID
2-s2.0-84907806871
Publisher
IEEE Computer Society
ISBN of container
0-444-70477-9
978-0-444-70477-1
A method has been developed for estimation of soft error rate of memory chips. At special test structures which are as simply designed as possibly the charge collection induced by alpha strikes is measured. From these data the soft error rate can be calculated.
DDC Class
621.3: Electrical Engineering, Electronic Engineering