A multi-core FPGA-based SoC architecture with domain segregation

Publikationstyp
Conference Paper
Publikationsdatum
2012-12
Sprache
English
Author
Kliem, Daniel 
Voigt, Sven-Ole 
Institut
Zuverlässiges Rechnen E-19 
TORE-URI
http://hdl.handle.net/11420/7912
Start Page
1
End Page
7
Article Number
6416764
Citation
International Conference on Reconfigurable Computing and FPGAs, ReConFig 2012: 6416764, 1-7 (2012-12)
Contribution to Conference
International Conference on Reconfigurable Computing and FPGAs, ReConFig 2012 
Publisher DOI
10.1109/ReConFig.2012.6416764
Scopus ID
2-s2.0-84874187672
Publisher
IEEE
Nowadays, FPGAs are sufficiently large to host not only single soft-core CPUs but a whole Multi-Processor System-on-a-Chip (MPSoC). They follow the recent trend of chip-multiprocessing. Given the requirement for domain segregation in safety and security related applications, we propose an FPGA-based architecture that achieves segregation by secure bus bridges. According to the SoC-paradigm, we use a single shared memory controller to reduce external component count. We pay special attention to performance evaluation and avoidance of temporal conflicts. The architecture is evaluated by dedicated bus observers using simulation and hardware prototypes and is finally benchmarked by running multiple isolated off-the-shelf Linux systems. © 2012 IEEE.
Schlagworte
domain segregation
FPGA
isolation
MPSoC
partitioning
shared memory
DDC Class
004: Informatik
510: Mathematik