TUHH Open Research
Help
  • Log In
    New user? Click here to register.Have you forgotten your password?
  • English
  • Deutsch
  • Communities & Collections
  • Publications
  • Research Data
  • People
  • Institutions
  • Projects
  • Statistics
  1. Home
  2. TUHH
  3. Publications
  4. A decimal floating-point accurate scalar product unit with a parallel fixed-point multiplier on a Virtex-5 FPGA
 
Options

A decimal floating-point accurate scalar product unit with a parallel fixed-point multiplier on a Virtex-5 FPGA

Citation Link: https://doi.org/10.15480/882.1575
Publikationstyp
Journal Article
Date Issued
2010-12-23
Sprache
English
Author(s)
Baesler, Malte  
Voigt, Sven-Ole  
Teufel, Thomas  
Institut
Zuverlässiges Rechnen E-19  
TORE-DOI
10.15480/882.1575
TORE-URI
http://tubdok.tub.tuhh.de/handle/11420/1578
Journal
International journal of reconfigurable computing  
Volume
Volume 2010 (2010)
Start Page
Article ID 357839, 13 pages
Citation
International Journal of Reconfigurable Computing, vol. 2010, Article ID 357839, 13 pages
Publisher DOI
10.1155/2010/357839
Scopus ID
2-s2.0-79952227160
Publisher
Hindawi Publishing Corporation
Decimal Floating Point operations are important for applications that cannot tolerate errors from conversionsbetween binary and decimal formats, for instance, commercial, financial, and insurance applications. In this paper, wepresent a parallel decimal fixed-point multiplier designed to exploit the features of Virtex-5 FPGAs. Our multiplier is basedon BCD recoding schemes, fast partial product generation, and a BCD-4221 carry save adder reduction tree. Pipelinestages can be added to target low latency. Furthermore, we extend the multiplier with an accurate scalar product unitfor IEEE 754-2008 decimal64 data format in order to provide an important operation with least possible rounding error. Compared to a previously published work, in this paper, we improve the architecture of the accurate scalar product unitand migrate to Virtex-5 FPGAs. This decreases the fixed-point multiplier's latency by a factor of two and the accuratescalar product unit's latency even by a factor of five.
Subjects
decimal floating point operation
DDC Class
620: Ingenieurwissenschaften
Lizenz
https://creativecommons.org/licenses/by/3.0/
Loading...
Thumbnail Image
Name

IJRC.2010.357839.pdf

Size

887.93 KB

Format

Adobe PDF

TUHH
Weiterführende Links
  • Contact
  • Send Feedback
  • Cookie settings
  • Privacy policy
  • Impress
DSpace Software

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science
Design by effective webwork GmbH

  • Deutsche NationalbibliothekDeutsche Nationalbibliothek
  • ORCiD Member OrganizationORCiD Member Organization
  • DataCiteDataCite
  • Re3DataRe3Data
  • OpenDOAROpenDOAR
  • OpenAireOpenAire
  • BASE Bielefeld Academic Search EngineBASE Bielefeld Academic Search Engine
Feedback