TUHH Open Research
Help
  • Log In
    New user? Click here to register.Have you forgotten your password?
  • English
  • Deutsch
  • Communities & Collections
  • Publications
  • Research Data
  • People
  • Institutions
  • Projects
  • Statistics
  1. Home
  2. TUHH
  3. Publications
  4. Analysis of shared cache interference in multi-core systems using event-arrival curves
 
Options

Analysis of shared cache interference in multi-core systems using event-arrival curves

Citation Link: https://doi.org/10.15480/882.5122
Publikationstyp
Conference Paper
Date Issued
2023-06
Sprache
English
Author(s)
Fischer, Thilo  orcid-logo
Falk, Heiko  orcid-logo
Institut
Eingebettete Systeme E-13  
TORE-DOI
10.15480/882.5122
TORE-URI
http://hdl.handle.net/11420/15310
Citation
31st International Conference on Real-Time Networks and Systems (RTNS 2023)
Contribution to Conference
31st International Conference on Real-Time Networks and Systems, RTNS 2023  
Publisher DOI
10.1145/3575757.3593643
Scopus ID
2-s2.0-85161174978
Publisher
ACM
Peer Reviewed
true
Caches are used to bridge the gap between main memory and the significantly faster processor cores. In multi-core architectures, the last-level cache is often shared between cores. However, sharing a cache causes inter-core interference to emerge. Concurrently running tasks will experience additional cache misses as the competing tasks issue interfering accesses and trigger the eviction of data contained in the shared cache. Thus, to compute a task’s worst-case execution time (WCET), a safe bound on the effects of inter-core cache interference has to be determined. In this paper, we propose a novel analysis approach for shared caches using the least recently used (LRU) replacement policy. The presented analysis leverages timing information to produce tight bounds on the worst-case interference. We describe how inter-core cache interference may be expressed as a function of time using event-arrival curves. Thus, by determining the maximal duration between subsequent accesses to a cache block, it is possible to bound the inter-core interference. This enables us to classify accesses as cache hits or potential misses.
We implemented the analysis in a WCET analyzer and evaluated its performance for multi-core systems containing 2, 4, and 8 cores using shared caches from 4 KB to 32 KB. The analysis achieves significant improvements compared to a standard interference analysis with WCET reductions of up to 60%. The average WCET reduction is 9% for dual-core, 15% for quad-core, and 11% for octa-core systems. The analysis runtime overhead ranges from a factor of 4× to 7× compared to the baseline analysis.
Subjects
shared cache
WCET analysis
multi-core
event-arrival curve
DDC Class
004: Informatik
Publication version
acceptedVersion
Lizenz
http://rightsstatements.org/vocab/InC/1.0/
Loading...
Thumbnail Image
Name

paper.pdf

Size

622.33 KB

Format

Adobe PDF

TUHH
Weiterführende Links
  • Contact
  • Send Feedback
  • Cookie settings
  • Privacy policy
  • Impress
DSpace Software

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science
Design by effective webwork GmbH

  • Deutsche NationalbibliothekDeutsche Nationalbibliothek
  • ORCiD Member OrganizationORCiD Member Organization
  • DataCiteDataCite
  • Re3DataRe3Data
  • OpenDOAROpenDOAR
  • OpenAireOpenAire
  • BASE Bielefeld Academic Search EngineBASE Bielefeld Academic Search Engine
Feedback