TUHH Open Research
Help
  • Log In
    New user? Click here to register.Have you forgotten your password?
  • English
  • Deutsch
  • Communities & Collections
  • Publications
  • Research Data
  • People
  • Institutions
  • Projects
  • Statistics
  1. Home
  2. TUHH
  3. Publications
  4. Integrated circuit with memristor emulator array and neuron circuits for biologically inspired neuromorphic pattern recognition
 
Options

Integrated circuit with memristor emulator array and neuron circuits for biologically inspired neuromorphic pattern recognition

Citation Link: https://doi.org/10.15480/882.2018
Publikationstyp
Journal Article
Date Issued
2017-04-27
Sprache
English
Author(s)
Ranjan, Rajeev  
Mendoza Ponce, Pablo  orcid-logo
Hellweg, Wolf Lukas  
Kyrmanidis, Alexandros  
Abu Saleh, Lait  
Schroeder, Dietmar  
Krautschneider, Wolfgang H.  
Institut
Integrierte Schaltungen E-9  
TORE-DOI
10.15480/882.2018
TORE-URI
http://hdl.handle.net/11420/2021
Journal
Journal of circuits, systems, and computers  
Volume
26
Issue
11
Start Page
1750183
Citation
Journal of Circuits, Systems and Computers 11 (26): 1750183 (2017)
Publisher DOI
10.1142/S0218126617501833
Scopus ID
2-s2.0-85020195902
Publisher
World Scientific Publishing
This paper details an application-specific integrated circuit (ASIC) with an array of switched-resistor-based memristors (resistor with memory) and integrate & fire (I & F) neuron circuits for the development of memristor-based pattern recognition. Since real memristors are not commercially available, a compact memristor emulator is needed for device study. The designed ASIC has five memristor emulators with one having a conductance range from 4.88ns to 4.99μs (200kOhm) to 204.8MOhm)) and other four having conductance ranging from 195ns to 190μs (5.2kOhm) to 5.12MOhm)). Signal processing has been planned to be off-chip to get the freedom of programmability of a wide range of memristive behavior. This paper introduces the memristor emulator and the realization of synapse functionalities used in neuromorphic circuits such as long term potentiation (LTP), Long Term depression (LTD) and synaptic plasticity. The ASIC has two I & F neuron circuits which are intended to be used in conjunction with memristors in a multiple chip network for pattern recognition. This paper explains the memristor emulator, I & F neuron circuit and a respective neuromorphic system for pattern recognition simulated in LTspice. The ASIC has been fabricated in AMS 350nm process.
Subjects
ASIC
emulator
CMOS
LTD
LTP
memristor
neuron
synaptic plasticity
pattern recognition
DDC Class
570: Biowissenschaften, Biologie
Funding(s)
FOR 2093: Memristive Bauelemente für neuronale Systeme, Teilprojekt C2 "Neuronale Schaltungen"  
More Funding Information
Deutsche Forschungsgemeinschaft (DFG)
Lizenz
https://creativecommons.org/licenses/by/4.0/
Loading...
Thumbnail Image
Name

s0218126617501833.pdf

Size

1.19 MB

Format

Adobe PDF

TUHH
Weiterführende Links
  • Contact
  • Send Feedback
  • Cookie settings
  • Privacy policy
  • Impress
DSpace Software

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science
Design by effective webwork GmbH

  • Deutsche NationalbibliothekDeutsche Nationalbibliothek
  • ORCiD Member OrganizationORCiD Member Organization
  • DataCiteDataCite
  • Re3DataRe3Data
  • OpenDOAROpenDOAR
  • OpenAireOpenAire
  • BASE Bielefeld Academic Search EngineBASE Bielefeld Academic Search Engine
Feedback