Publisher DOI: 10.1109/TCPMT.2017.2742703
Title: Efficient prediction of equalization effort and channel performance for PCB-based data links
Language: English
Authors: Reuschel, Torsten 
Preibisch, Jan 
Scharff, Katharina 
Rimolo-Donadio, Renato 
Duan, Xiaomin 
Kwark, Young Hoon 
Schuster, Christian 
Keywords: Equalizers; high-speed electronics; interconnected circuits
Issue Date: 28-Sep-2017
Publisher: IEEE
Source: IEEE Transactions on Components, Packaging and Manufacturing Technology 11 (7): 8053454 1842-1851 (2017-11-01)
Abstract (english): 
High-speed data links that utilize multilayer printed circuit boards suffer from loss, dispersion, and intersymbol interference. Often, equalization and error correction are required to make these channels functional at gigabit data rates and demand costly analyses. The characterization of loss-dominated links can be generalized and simplified by means of a normalized link length as presented herein. Based on a correlation of this normalized length and observed eye opening, a novel assessment of wired digital links for frequencies up to 50GHz and data rates up to 30 Gb/s is proposed. It allows for an efficient prediction of the amount and type of required equalization for a given link as well as determining maximum tolerable loss for a given equalizer configuration. The proposed method and its applicability are demonstrated by means of practical examples.
ISSN: 2156-3950
Journal: IEEE transactions on components, packaging and manufacturing technology 
Institute: Theoretische Elektrotechnik E-18 
Document Type: Article
Appears in Collections:Publications without fulltext

Show full item record

Page view(s)

Last Week
Last month
checked on Jun 2, 2023


Last Week
Last month
checked on Jun 30, 2022

Google ScholarTM


Add Files to Item

Note about this record

Cite this record


Items in TORE are protected by copyright, with all rights reserved, unless otherwise indicated.